Part Number Hot Search : 
SBT151 EZ5Z3L 2SB546 74AC2 1N6352US IS24C32A AN1317 45844
Product Description
Full Text Search
 

To Download HV9112 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 HV9110 HV9112 HV9113 High-Voltage Current-Mode PWM Controller
Ordering Information
+VIN Min 10V 9.0V 10V Max 120V 80V 120V Feedback Accuracy < 1% 2% < 1% Max Duty Cycle 49% 49% 99% 14 Pin Plastic DIP HV9110P HV9112P HV9113P 20 Pin Plastic PLCC HV9110PJ HV9112PJ HV9113PJ Package Options 14 Pin Narrow Body SOIC HV9110NG HV9112NG HV9113NG Die HV9110X HV9112X HV9113X
Standard temperature range for all parts is industrial (-40 to +85C).
Features
10 to 120V input range Current-mode control High efficiency Up to 1.0MHz internal oscillator Internal start-up circuit Low internal noise
General Description
The Supertex HV9110 through HV9113 are a series of BiCMOS/ DMOS single-output, pulse width modulator ICs intended for use in high-speed high-efficiency switchmode power supplies. They provide all the functions necessary to implement a single-switch current-mode PWM, in any topology, with a minimum of external parts. Because they utilize Supertex's proprietary BiCMOS/DMOS technology, they require less than one tenth of the operating power of conventional bipolar PWM ICs, and can operate at more than twice their switching frequency. Dynamic range for regulation is also increased, to approximately 8 times that of similar bipolar parts. They start directly from any DC input voltages between 10 and 120VDC, requiring no external power resistor. The output stage is push-pull CMOS and thus requires no clamping diodes for protection, even when significant lead length exists between the output and the external MOSFET. The clock frequency is set with a single external resistor. Accessory functions are included to permit fast remote shutdown (latching or nonlatching) and undervoltage shutdown. For similar ICs intended to operate directly from up to 450VDC input, please consult the data sheet for the HV9120/9123.
Applications
DC/DC converters Distributed power systems ISDN equipment PBX systems Modems
Absolute Maximum Ratings
+VIN, Input Voltage VDD, Logic Voltage Logic Linear Input, FB and Sense Input Voltage Storage Temperature Power Dissipation, SOIC Power Dissipation, Plastic DIP Power Dissipation PLCC HV9110/9113 HV9112 120V 80V 15.5V -0.3V to VDD+0.3V -65C to 150C 750mW 1000mW 1400mW
For detailed circuit and application information, please refer to application notes AN-H13 and AN-H21 to AN-H24.
11/12/01
Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.
1
HV9110/HV9112/HV9113
Electrical Characteristics
(Unless otherwise specified, VDD = 10V, +VIN = 48V, Discharge = -VIN = 0V, RBIAS = 390K, ROSC = 330K,TA = 25C.) Symbol Parameters Min Typ Max Unit Conditions
Reference
VREF Output Voltage HV9110/13 HV9112 HV9110/13 3.92 3.88 3.82 4.00 4.00 4.00 4.08 4.12 4.16 RL = 10M, TA = -55C to 125C ZOUT ISHORT VREF Output Impedance1 15 30 125 Temperature1 0.25 45 250 K A mV/C VREF = -VIN TA = -55C to 125C Short Circuit Current Change in VREF with V RL = 10M
Oscillator
fMAX fOSC Oscillator Frequency Initial Accuracy2 1.0 80 160 Voltage Stability Temperature Coefficient1 170 3.0 100 200 120 240 15 % ppm/C MHz KHz ROSC = 0 ROSC = 330K ROSC = 150K 9.5V < VDD <13.5V TA = -55C to 125C
PWM
DMAX Maximum Duty Cycle1 HV9110/12 HV9113 Deadtime1 DMIN Minimum Duty Cycle Minimum Pulse Width Before Pulse Drops Out1 80 HV9113 49.0 95 49.4 97 225 0 125 49.6 99 nsec % nsec %
Current Limit
Maximum Input Signal td Delay to Output1 1.0 1.2 80 1.4 120 V ns VFB = 0V VSENSE = 1.5V, VCOMP 2.0V
Error Amplifier
VFB IIN VOS AVOL GB ZOUT ISOURCE ISINK PSRR Feedback Voltage HV9110/13 HV9112 Input Bias Current Input Offset Voltage Open Loop Voltage Unity Gain Output Gain1 60 1.0 3.96 3.92 4.00 4.00 25 nulled during trim 80 1.3 see Fig. 1 -1.4 0.12 -2.0 0.15 see Fig. 2 dB MHz mA mA dB VFB = 3.4V VFB = 4.5V 4.04 4.08 500 nA VFB = 4.0V except HV9111 V VFB Shorted to Comp
Bandwidth1
Impedance1
Output Source Current Output Sink Current Power Supply Rejection1
Notes: 1. Guaranteed by design. Not subject to production test. 2. Stray capacitance on OSC In pin must be 5pF.
2
HV9110/HV9112/HV9113
Electrical Characteristics
Symbol Parameters
(continued)
Min Typ Max Unit Conditions
(Unless otherwise specified, VDD = 10V, +VIN = 48V, Discharge = -VIN = 0V, RBIAS = 390K, ROSC = 330K,TA = 25C.)
Pre-regulator/Startup
+VIN +IIN VTH VLOCK Input Voltage HV9110/13 HV9112 Input Leakage Current VDD Pre-regulator Turn-off Threshold Voltage Undervoltage Lockout 8.0 7.0 8.7 8.1 120 80 10 9.4 8.9 A V V VDD > 9.4V IPREREG = 10A V IIN < 10A; VCC > 9.4V
Supply
IDD IQ IBIAS VDD Supply Current Quiescent Supply Current Nominal Bias Current Operating Range 9.0 0.75 0.55 20 13.5 1.0 mA mA A V CL < 75pF Shutdown = -VIN
Shutdown Logic
tSD tSW tRW tLW VIL VIH IIH IIL Shutdown Delay1 Shutdown Pulse Width1 RESET Pulse Width1 Latching Pulse Width1 Input Low Voltage Input High Voltage Input Current, Input Voltage High Input Current, Input Voltage Low 7.0 1.0 -25 5.0 -35 50 50 25 2.0 50 100 ns ns ns ns V V A A VIN = VDD VIN = 0V Shutdown and reset low CL = 500pF, VSENSE = -VIN
Output
VOH Output High Voltage HV9110/13 HV9112 HV9110/13 VOL Output Low Voltage All HV9110/13 ROUT Output Resistance Pull Up Pull Down Pull Up Pull Down tR tF Rise Fall Time1 15 8.0 20 10 30 20 VDD -0.25 VDD -0.3 VDD -0.3 0.2 0.3 25 20 30 30 75 75 ns ns IOUT = 10mA, TA = -55C to 125C CL = 500pF CL = 500pF V IOUT = 10mA, TA = -55C to 125C IOUT = -10mA IOUT = -10mA, TA = -55C to 125C IOUT = 10mA V IOUT = 10mA
Time1
Note: 1. Guaranteed by design. Not subject to production test.
3
HV9110/HV9112/HV9113
Truth Table
Shutdown H H L L LH Reset H HL H L L Output Normal Operation Normal Operation, No Change Off, Not Latched Off, Latched Off, Latched, No Change
Shutdown Timing Waveforms
1.5V Sense 0 td VDD Output 0 90% Output VDD 0 50% tR 10ns Shutdown 0 t SD 90% VDD 50% tF 10ns
t SW VDD Shutdown 50% 0 t LW VDD Reset 50% 0 t RW 50% 50% 50% tR, tF 10ns
Functional Block Diagram
FB 14 (19) COMP 13 (18) Error Amplifier - 10 (14) VREF REF GEN + 4V + S + - 1 (20) BIAS 6 (9) VDD 2 (3) +V IN - + 8.1V 8.6V - + Undervoltage Comparator Q R 12 (17) Reset S Current Sources To Internal Circuits Current Limit Comparator 2V - Modulator Comparator T R Q 9113 9110 9112 5 (8) -V IN 3 (5) V DD 11 (16) Shutdown Current Sense Q To V DD 4 (6) Output OSC Discharge 9 (12) OSC In 8 (11) OSC Out 7 (10)
1.2V
Pre-regulator/Startup
Pin numbers in parentheses are for PLCC package 4
HV9110/HV9112/HV9113
Typical Performance Curves
Fig. 1
10
6
Error Amplifier Output Impedance (Z0)
Fig. 4
1M
Output Switching Frequency vs. Oscillator Resistance
105 104 HV9113
3
ZO ()
10
fOUT (Hz)
100k
HV9110, 9111, 9112
10
2
10
1
.1
100Hz 1KHz 10KHz 100KHz 1MHz 10MHz
10k 10k
100 k
1M
Frequency
ROSC ()
Fig. 2
0 -10 -20 -30
PSRR -- Error Amplifier and Reference
Fig. 5
80 70 60 50
Error Amplifier Open Loop Gain/Phase
180 120 60 0 -60 -120 -180
PSSR (dB)
40 30 20 10 0 -10
-40 -50 -60 -70 -80 10 100 1K 10K 100K 1M
100
1K
10K
100K
1M
Frequency (Hz)
Frequency (Hz) RDISCHARGE vs. tOFF (9113 only)
Fig. 3
100
Fig. 6
104
Bias Current (A)
VDD = 12V 10
ROSC = 100K
tOFF (nsec)
VDD = 10V
103
ROSC = 10K
ROSC = 1K 1 105 106 107 102 10-1 100 101 102 103 104 105 106
Bias Resistance ()
RDISCHARGE ()
5
Phase (C)
Gain (dB)
HV9110/HV9112/HV9113
Test Circuits
Error Amp ZOUT
0.1V swept 10Hz - 1MHz
+10V (VDD) 1.0V swept 100Hz - 2.2MHz 60.4K
-
PSRR
100K1% 10.0V 100K1% 4.00V
- +
(FB) Reference GND (-VIN) 0.1F
+
V1
Tektronix P6021 (1 turn secondary)
V1
V2 40.2K
Reference 0.1F
V2
NOTE: Set Feedback Voltage so that VCOMP = VDIVIDE 1mV before connecting transformer
Detailed Description
Preregulator
The preregulator/startup circuit for the HV911X consists of a highvoltage n-channel depletion-mode DMOS transistor driven by an error amplifier to form a variable current path between the VIN terminal and the VDD terminal. Maximum current (about 20 mA) occurs when VDD = 0, with current reducing as VDD rises. This path shuts off altogether when VDD rises to somewhere between 7.8 and 9.4V, so that if VDD is held at 10 or 12V by an external source (generally the supply the chip is controlling). No current other than leakage is drawn through the high voltage transistor. This minimizes dissipation. An external capacitor between VDD and VSS is generally required to store energy used by the chip in the time between shutoff of the high voltage path and the VDD supply's output rising enough to take over powering the chip. This capacitor should have a value of 100X or more the effective gate capacitance of the MOSFET being driven, i.e., Cstorage 100 x (gate charge of FET at 10V / 10V) as well as very good high frequency characteristics. Stacked polyester or ceramic caps work well. Electrolytic capacitors are generally not suitable. A common resistor divider string is used to monitor VDD for both the undervoltage lockout circuit and the shutoff circuit of the high voltage FET. Setting the undervoltage sense point about 0.6V lower on the string than the FET shutoff point guarantees that the undervoltage lockout always releases before the FET shuts off. the 50% maximum duty cycle versions, a frequency dividing flipflop. A single external resistor between the OSC In and OSC Out pins is required to set oscillator frequency (see graph). For the 50% maximum duty cycle versions the Discharge pin is internally connected to GND. For the 99% duty cycle version, the discharge pin can either be connected to VSS directly or connected to VSS through a resistor used to set a deadtime. One difference exists between the Supertex HV911X and competitive 911X's: On the Supertex part the oscillator is shut off when a shutoff command is received. This saves about 150A of quiescent current, which aids in the construction of power supplies to meet CCITT specification I-430, and in other situations where an absolute minimum of quiescent power dissipation is required.
Reference
The Reference of the HV911X consists of a stable bandgap reference followed by a buffer amplifier which scales the voltage up to approximately 4.0V. The scaling resistors of the reference buffer amplifier are trimmed during manufacture so that the output of the error amplifier when connected in a gain of -1 configuration is as close to 4.000V as possible. This nulls out any input offset of the error amplifier. As a consequence, even though the observed reference voltage of a specific part may not be exactly 4.0V, the feedback voltage required for proper regulation will be. A 50K resistor is placed internally between the output of the reference buffer amplifier and the circuitry it feeds (reference output pin and non-inverting input to the error amplifier). This allows overriding the internal reference with a low-impedance voltage source 6.0V. Using an external reference reinstates the input offset voltage of the error amplifier, and its effect of the exact value of feedback voltage required. Because the reference of the 911X is a high impedance node, and usually there will be significant electrical noise near it, a bypass capacitor between the reference pin and VSS is strongly recommended. The reference buffer amplifier is intentionally compensated to be stable with a capacitive load of 0.01 to 0.1F.
Bias Circuit
An external bias resistor, connected between the bias pin and VSS is required by the HV911X to set currents in a series of current mirrors used by the analog sections of the chip. Nominal external bias current requirement is 15 to 20A, which can be set by a 390K to 510K resistor if a 10V VDD is used, or a 510k to 680K resistor if VDD will be 12V. A precision resistor is not required; 5% is fine.
Clock Oscillator
The clock oscillator of the HV911X consists of a ring of CMOS inverters, timing capacitors, a capacitor discharge FET, and, in 6
HV9110/HV9112/HV9113
Detailed Description (continued)
Error Amplifier
The error amplifier in the HV911X is a true low-power differential input operational amplifier intended for around-the-amplifier compensation. It is of mixed CMOS-bipolar construction: A PMOS input stage is used so the common-mode range includes ground and the input impedance is very high. This is followed by bipolar gain stages which provide high gain without the electrical noise of all-MOS amplifiers. The amplifier is unity-gain stable.
Remote Shutdown
The shutdown and reset pins of the 911X can be used to perform either latching or non-latching shutdown of a converter as required. These pins have internal current source pull-ups so they can be driven from open-drain logic. When not used they should be left open, or connected to VDD.
Output Buffer
The output buffer of the HV911X is of standard CMOS construction (P-channel pull-up, N-channel pull-down). Thus the bodydrain diodes of the output stage can be used for spike clipping if necessary, and external Schottky diode clamping of the output is not required.
Current Sense Comparators
The HV911X uses a true dual comparator system with independent comparators for modulation and current limiting. This allows the designer greater latitude in compensation design, as there are no clamps (except ESD protection) on the compensation pin. Like the error amplifier, the comparators are of low-noise BiCMOS construction.
Shutdown
Pinout
COMP Reset
BIAS +VIN Sense Output -VIN VDD OSC Out
1 2 3 4 5 6 7 14 13 12 11 10 9 8
COMP Reset Shutdown VREF Discharge OSC In NC NC +VIN
1
18
17
16
NC
15
FB
FB BIAS
VREF
14
19
13
NC Discharge OSC In OSC Out VDD
20
12
*
11
14 Pin SOIC/DIP Package
2
10
3
9
4
5
6
7
8
Output
Sense
20-pin PJ Package top view
-VIN
NC
NC
11/12/01
(c)2001 Supertex Inc. All rights reserved. Unauthorized use or reproduction prohibited.
7
1235 Bordeaux Drive, Sunnyvale, CA 94089 TEL: (408) 744-0100 * FAX: (408) 222-4895 www.supertex.com


▲Up To Search▲   

 
Price & Availability of HV9112

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X